



Specification for

NEXT GENERATION SMALL FORM FACTOR PLUGGABLE MODULE

NGSFP Published Specification Rev. 1.0

December 27, 2019

Abstract:

This specification defines the electrical PMDs, optical PMDs, electrical connectors, electrical signals and power supplies, mechanical and thermal requirements of the NGSFP and NGSFP-DD Module, connector and cage systems.

This document provides a common specification for systems manufacturers, system integrators, and suppliers of modules.

Points of Contact:

Editor	Yu Xu, Hisilicon	helen.xuyu at hisilicon.com
Chair	Xinyuan Wang, Huawei	wangxinyuan at huawei.com

Promoter and Contribution:

The list below summarizes contact individuals, including company affiliation of contacts, who provided initial feedback on the scope, content and presentation of draft versions of this document. Inclusion on this list does not indicate agreement with each specification line item or the document as a whole.

COMPANY	CONTACT (s)
Accelink	Shuangxi Wu
Amphenol	Qigui Xu
AOI	Peng Nie
Baidu	Gang Chen
Broadex-tech	Yunxian Wu
CIG	Fengyong Han

CZT	Mu Cheng
Dianping	Xiangtao Hu
Eoptolink	Jinshuang Zhang
HiSense	Qiang Zhang
Hisilicon	Yu Xu
Huawei	Ying Guo
Leoni	Shengfeng Zhou
Luxshare	Bin Di
Source Photonic	Qing Xiao
Sumitomo	Yuefan Li
Tencent	Min Sun
Tri-Light	Peng Liu
Yamaichi	Dong Zhou

Limitations on the Use of this Information:

This specification is provided “AS IS” with no warranties whatsoever, including any warranty of merchantability, non-infringement, fitness for any particular purpose, or any warranty otherwise arising out of any proposal, specification or sample. The authors disclaim all liability, including liability for infringement of any proprietary rights, relating to use of information in this specification. In no event shall the NGSFP MSA participants be liable for any direct, indirect, special, exemplary, punitive, or consequential damages, including, without limitation, lost profits, even if advised of the possibility of such damages.

This specification may contain or require the use of intellectual property owned by others. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted herein, except that a license is hereby granted to download, reproduce and distribute this document under the provisions of the NGSFP MSA Agreement.

Revision History:

Revision	Date	Release	Remarks
0.1	Dec. 12, 2019	1 st release for review	
0.5	Dec. 25, 2019	2nd release for review	Update based on review comments from Hisense and Source Photonic
0.8	Dec. 27, 2019	3rd release for review	Update based on comments from on-site meeting on power level, application reference examples etc.
1.0	Dec. 27, 2019	1 st public release	

1	Scope	8
2	References	8
3	NGSFP MSA Application Reference Examples.....	9
3.1	Quad Port: Optical PMDs with Duplex and Parallel Fiber: 10/25GBASE-SR/LR, 50GBASE-SR/FR/LR	9
3.2	Quad Port: Optical PMDs with Bidirectional PHY: 10/25GBASE-BR10, 50GBASE-BR10	9
3.3	Quad Port: Electrical PMDs with Cable PHY: 25GBASE-CR/CR-S, 50GBASE-CR	10
3.4	Dual port: Optical PMDs with Duplex Fiber: 10/25GBASE-SR/LR, 50GBASE-SR/FR/LR.....	10
3.5	Dual port: Optical PMDs with Bidirectional PHY: 10/25GBASE-BR10, 50GBASE-BR10	10
3.6	Dual port: Optical PMDs with 2:1 Mux, Duplex and Parallel Fiber: 50GBASE-SR/FR/LR, 100GBASE-SR2	10
3.7	Dual port: Optical PMDs with 2:1 Mux, Bidirectional PHY: 50GBASE-BR10	11
3.8	Dual Port: Electrical PMDs with Cable PHY: 25GBASE-CR/CR-S, 50GBASE-CR, 100GBASE-CR2	11
3.9	Single port: Optical PMDs with Duplex Fiber: 10/25GBASE-SR/LR, 50GBASE-SR/FR/LR	11
3.10	Single port: Optical PMDs with Bidirectional PHY: 10/25GBASE-BR10, 50GBASE-BR10.....	12
3.11	Single port: Optical PMDs with Duplex and Parallel Fiber: 100GBASE-SR4/LR4, 200GBASE-SR4/DR4/FR4/LR4, 100GBASE-SR2	12
3.12	Single port: Optical PMD with 2: Mux, Duplex Fiber: 50GBASE-SR/FR/LR, 100GBASE-DR1/FR1	12
3.13	Single port: Optical PMD with 2:1 Mux, Bidirectional PHY: 50GBASE-BR10	12
3.14	Single port: Optical PMD with 4:1 Mux, Duplex Fiber: 100GBASE-DR1/FR1	13
3.15	Single Port: Electrical PMDs with Cable PHY: 25GBASE-CR/CR-S, 50GBASE-CR	13
3.16	NGSFP Optical Interface	13
3.16.1	Duplex LC Optical Interface	13
3.16.2	MPO Optical Interface	13
3.16.3	Direct Attach Copper Cable and interface	14
4	NGSFP Electrical Interface	14
4.1	NGSFP Module Electrical Connector	14
4.2	NGSFP High-Speed Signals.....	16
4.3	NGSFP Low-Speed Signals.....	18
4.3.1	SCL and SDA	18
4.3.2	LPWn/PRSn	18
4.3.3	INT/RSTn.....	20
4.4	The 2-wire Interface Protocol and Electrical Specifications.....	22
4.5	Timing Requirement of Control and Status IO Low-Speed Electrical Specifications	22
4.6	NGSFP Power Requirements	22
4.6.1	Module Power Supply Requirements	23
4.6.2	Host Power Supply Noise Output.....	24
4.6.3	Module Power Supply Noise Output	24
4.6.4	Power Supply Noise Tolerance	24
4.7	ESD.....	25
4.8	NGSFP Host Application Reference	26
5	NGSFP-DD Electrical Interface	28
5.1	NGSFP-DD Module Electrical Connector	28
5.2	NGSFP-DD High-Speed Signals	32
5.3	NGSFP-DD Low-Speed Signals	34
5.4	NGSFP-DD Power Requirements	34

5.5	ESD	34
5.6	NGSFP-DD Host Application Reference.....	34
6	NGSFP Module and Cage Mechanical Specifications	36
6.1	Overview	36
6.2	Datum, Dimension and Component Alignment.....	36
6.3	NGSFP Cage Mechanical Specification	37
6.4	Module Mechanical and Edge Card Dimensions	38
6.5	NGSFP SMT Connector	39
6.6	NGSFP SMT Connector and Cage Host PCB Layout	39
6.7	Insertion, Extraction, and Retention Forces for NGSFP Module	41
7	NGSFP-DD Module and Cage Mechanical Specifications	41
7.1	Overview	41
7.2	Datum, Dimension and Component Alignment.....	42
7.3	NGSFP-DD Cage Mechanical Specification	43
7.4	Module Mechanical and Edge Card Dimensions	43
7.5	NGSFP-DD SMT Connector	44
7.6	NGSFP-DD SMT Connector and Cage Host PCB Layout	45
7.7	Insertion, Extraction, and Retention Forces for NGSFP-DD Module	47

List of Figures

Figure 1 Block diagram of quad port for 10/25GBASE-SR/LR or 50GBASE-SR/FR/LR	9
Figure 2 Block diagram of quad port for 10/25GBASE-BR10 or 50GBASE-BR10	9
Figure 3 Block diagram of quad port for 25GBASE-CR/CR-S, 50GBASE-CR	10
Figure 4 Block diagram of dual port for 10/25GBASE-SR/LR, 50GBASE-SR/FR/LR	10
Figure 5 Block diagram of dual port for 10/25GBASE-BR10, 50GBASE-BR10	10
Figure 6 Block diagram of dual port for 50GBASE-SR/FR/LR, 100GBASE-SR2 with 2:1 Mux	11
Figure 7 Block diagram of dual port for 50GBASE-BR10 with 2:1 Mux	11
Figure 8 Block diagram of dual port for 25GBASE-CR/CR-S, 50GBASE-CR, 100GBASE-CR2	11
Figure 9 Block diagram of single port for 10/25GBASE-SR/LR, 50GBASE-SR/FR/LR	11
Figure 10 Block diagram of single port for 10/25GBASE-BR10, 50GBASE-BR10	12
Figure 11 Block diagram of single port for 100GBASE-SR4/LR4, 200GBASE-SR4/DR4/FR4/LR4, and 100GBASE-SR2	12
Figure 12 Block diagram of single port for 50GBASE-SR/FR/LR, 100GBASE-DR1/FR1 with 2:1 Mux	12
Figure 13 Block diagram of single port for 50GBASE-BR10 with 2:1 Mux	12
Figure 14 Block diagram of single port for 100GBASE-DR1/FR1 with 4:1 Mux	13
Figure 15 Block diagram of single port for 25GBASE-CR/CR-S, 50GBASE-CR	13
Figure 16 Optical receptacle and channel orientation for duplex LC connector	13
Figure 17 Optical receptacle and channel orientation for MPO connector	14
Figure 18 Direct attach copper cable and interface	14
Figure 19 NGSFP host PCB pad assignment top view	15
Figure 20 NGSFP module contact assignment	15
Figure 21 NGSFP LPWn/PRSn voltage zones	19
Figure 22 NGSFP LPWn/PRSn circuit	20
Figure 23 NGSFP INT/RSTn voltage zones	21
Figure 24 NGSFP INT/RSTn circuit	21
Figure 25 Instantaneous and sustained peak current for Vcc	25
Figure 26 NGSFP Host Application Reference with NGSFP Module	27
Figure 27 NGSFP Host Application Reference with SFP+ Module	28
Figure 28 NGSFP-DD module contact assignment	29
Figure 29 NGSFP-DD Host PCB pad assignment top view	30
Figure 30 NGSFP-DD Host Application Reference with NGSFP-DD Module	35
Figure 31 NGSFP Module and Cage	36
Figure 32 NGSFP Press fit Cage	36
Figure 33 NGSFP Press-Fit Style 1x1 Cage	37
Figure 34 NGSFP Cage Latch and Riding Heatsink Details	38
Figure 35 NGSFP Module Card Edge and Mechanical	39
Figure 36 NGSFP SMT Connector	39
Figure 37 NGSFP SMT Connector PCB Layout	40
Figure 38 NGSFP 1x1 SMT Connector and Cage Layout	40
Figure 39 NGSFP-DD Module and Cage	41
Figure 40 NGSFP-DD Press fit Cage	42
Figure 41 NGSFP-DD Press-Fit Style 1x1 Cage	43
Figure 42 NGSFP-DD Cage Latch and Riding Heatsink Details	43

Figure 43 NGSFP-DD Module Card Edge and Mechanical	44
Figure 44 NGSFP-DD SMT Connector.....	45
Figure 45 NGSFP-DD SMT Connector PCB Layout.....	46
Figure 46 NGSFP-DD 1x1 SMT Connector and Cage Layout	46

List of Tables

Table 1 NGSFP Module and Host Electrical contact definition.....	15
Table 2 NGSFP Implementations and Modes.....	17
Table 3 NGSFP High-speed signal lane mapping.....	18
Table 4 NGSFP LPWn/PRSn circuit parameters	20
Table 5 NGSFP INT/RSTn circuit parameters	21
Table 6 Timing Parameters for NGSFP Management.....	22
Table 7 NGSFP Module power up default mode.....	23
Table 8 Module LPWn HW pin interaction with ForceLow Pwr bit.....	23
Table 9 NGSFP Module Power Supply Requirements.....	24
Table 10 NGSFP-DD Module and Host Electrical contact definition	30
Table 11 NGSFP-DD Implementations and Modes.....	32
Table 12 NGSFP-DD High-speed signal lane mapping	33
Table 13 NGSFP Datum descriptions.....	36
Table 14 Insertion, extraction, and retention forces for an NGSFP module.....	41
Table 15 NGSFP-DD Datum descriptions.....	42
Table 16 Insertion, extraction, and retention forces for an NGSFP-DD module	47

1 Scope

Data centers are expecting high-port density module with high rate interface, low-power consumption to achieve lowest cost solution. Service provider networks, especially mobile X-Haul application, also expect high rate, extend reach module to satisfy particular requirement. Small form factor module with large volumes can address this specific needs. A broad set of data-center operators, module vendor and related component suppliers are interested to contribute to the next generation small form factor in this MSA group.

The NGSFP specification defines:

- The NGSFP defines Next Generation Small Form Factor pluggable mechanical form factor;
- NGSFP-DD with further enhanced connect to double capability
- Latching mechanism compatible with SFP+, DSFP;
- Host cage together with the mating connector;
- Optical PMDs, including Transceiver specification, fiber ferrule;
- Electrical PMDs, including specification, parallel cable, pin-out;
- Electrical interface, including pin-out, data, control, power and ground signals;
- Mechanical interface, including package outline, front panel and printed circuit board (PCB) layout requirements;
- Thermal requirements and limitations, including heat sink design and airflow;
- Electrostatic discharge (ESD) requirements;
- NGSFP electrical and mechanical interfaces will support 112G in the future;
- The NGSFP MIS is an abridged version of CMIS.

Additionally, we acknowledge the work done by the IEEE 802.3cd and IEEE 802.3cp committees in their efforts in developing standards.

2 References

- IEC 61754-7-1:2014: Fibre optic interconnecting devices and passive components - Fibre optic connector interfaces - Part 701: Type MPO connector family – One fibre row.
- IEC 61754-20:2012: Fibre optic interconnecting devices and passive components - Fibre optic connector interfaces - Part 20: Type LC connector family.
- CMIS (Common Management Interface Specifications), see <http://www.qsfp-dd.com>.
- UM10204, I²C-bus specification and user manual, Rev 6 – 4 April 2014.
- EN61000-4-2:2008: Electromagnetic compatibility (EMC)- Part 4-2: Testing and measurement techniques - Electrostatic discharge immunity test.
- ANSI/ESDA/JEDEC JS-001-2014: Electrostatic Discharge Sensitivity Testing - Human Body Model (HBM) - Component Level.
- IEEE 802.3cd: Media Access Control Parameters for 50 Gb/s and Physical Layers and Management Parameters for 50 Gb/s, 100 Gb/s, and 200 Gb/s Operation.
- IEEE 802.3cp: Media Access Control Parameters for Bidirectional 10 Gb/s, 25 Gb/s, and 50Gb/s Optical Access PHYs
- IEEE 802.3-2018: IEEE standard for Ethernet Clause 83, 88, 91, 92, 95, 108, 109, 110, 112, 114, 120, 121, 122 and 120 and Annex 83E, 109B, 120C, and 120E.
- SFF-8024: Specification for SFF Cross Reference to Industry Products, Rev 4.1, June 27, 2016.
- SFF-8431 Specification for Enhanced Small Form Factor Pluggable Module SFP+, Rev

4.1, July 2009.

- SFF-8432 Specification for SFP+ Module and Cage, Rev 5.1, August 2012.
- INF-8074i SFP (Small Form factor Pluggable) Transceiver, Rev 1.0, May 2001.

3 NGSFP MSA Application Reference Examples

Below sub-sections illustrate function diagrams for a sampling of electrical and optical physical medium dependent sublayers (PMDs) that can be realized in an NGSFP or an NGSFP-DD form factor. These function diagrams are meant to serve as guidelines for better understanding of the form factor and are by no means exhaustive.

3.1 Quad Port: Optical PMDs with Duplex and Parallel Fiber: 10/25GBASE-SR/LR, 50GBASE-SR/FR/LR




Figure 1 Block diagram of quad port for 10/25GBASE-SR/LR or 50GBASE-SR/FR/LR

3.2 Quad Port: Optical PMDs with Bidirectional PHY: 10/25GBASE-BR10, 50GBASE-BR10




Figure 2 Block diagram of quad port for 10/25GBASE-BR10 or 50GBASE-BR10

3.3 Quad Port: Electrical PMDs with Cable PHY: 25GBASE-CR/CR-S, 50GBASE-CR




Figure 3 Block diagram of quad port for 25GBASE-CR/CR-S, 50GBASE-CR

3.4 Dual port: Optical PMDs with Duplex Fiber: 10/25GBASE-SR/LR, 50GBASE-SR/FR/LR




Figure 4 Block diagram of dual port for 10/25GBASE-SR/LR, 50GBASE-SR/FR/LR

3.5 Dual port: Optical PMDs with Bidirectional PHY: 10/25GBASE-BR10, 50GBASE-BR10




Figure 5 Block diagram of dual port for 10/25GBASE-BR10, 50GBASE-BR10

3.6 Dual port: Optical PMDs with 2:1 Mux, Duplex and Parallel Fiber: 50GBASE-SR/FR/LR, 100GBASE-SR2




Figure 6 Block diagram of dual port for 50GBASE-SR/FR/LR, 100GBASE-SR2 with 2:1 Mux

3.7 Dual port: Optical PMDs with 2:1 Mux, Bidirectional PHY: **50GBASE-BR10**




Figure 7 Block diagram of dual port for 50GBASE-BR10 with 2:1 Mux

3.8 Dual Port: Electrical PMDs with Cable PHY: **25GBASE-CR/CR-S, 50GBASE-CR, 100GBASE-CR2**




Figure 8 Block diagram of dual port for 25GBASE-CR/CR-S, 50GBASE-CR, 100GBASE-CR2

3.9 Single port: Optical PMDs with Duplex Fiber: **10/25GBASE-SR/LR, 50GBASE-SR/FR/LR**




Figure 9 Block diagram of single port for 10/25GBASE-SR/LR, 50GBASE-SR/FR/LR

3.10 Single port: Optical PMDs with Bidirectional PHY: **10/25GBASE-BR10**, **50GBASE-BR10**




Figure 10 Block diagram of single port for 10/25GBASE-BR10, 50GBASE-BR10

3.11 Single port: Optical PMDs with Duplex and Parallel Fiber: **100GBASE-SR4/LR4**, **200GBASE-SR4/DR4/FR4/LR4**, **100GBASE-SR2**

For 100GBASE-SR2 PMD defined on the group TD1/RD1 with CDR1 and its corresponding transceiver, the group TD2/RD2 with CDR2 and its corresponding transceiver




Figure 11 Block diagram of single port for 100GBASE-SR4/LR4, 200GBASE-SR4/DR4/FR4/LR4, and 100GBASE-SR2

3.12 Single port: Optical PMD with 2: Mux, Duplex Fiber: **50GBASE-SR/FR/LR**, **100GBASE-DR1/FR1**




Figure 12 Block diagram of single port for 50GBASE-SR/FR/LR, 100GBASE-DR1/FR1 with 2:1 Mux

3.13 Single port: Optical PMD with 2:1 Mux, Bidirectional PHY: **50GBASE-BR10**




Figure 13 Block diagram of single port for 50GBASE-BR10 with 2:1 Mux

3.14 Single port: Optical PMD with 4:1 Mux, Duplex Fiber: 100GBASE-DR1/FR1




Figure 14 Block diagram of single port for 100GBASE-DR1/FR1 with 4:1 Mux

3.15 Single Port: Electrical PMDs with Cable PHY: 25GBASE-CR/CR-S, 50GBASE-CR




Figure 15 Block diagram of single port for 25GBASE-CR/CR-S, 50GBASE-CR

3.16 NGSFP Optical Interface

3.16.1 Duplex LC Optical Interface

Figure 16 shows channel orientation of the optical connector when a duplex LC connector as in IEC 61754-20 is used in a NGSFP and NGSFP-DD module. The view is from the front of a typical NGSFP and NGSFP-DD module, but actual module design of the heat sink or height of the optical connector may be different than shown.





Figure 16 Optical receptacle and channel orientation for duplex LC connector

3.16.2 MPO Optical Interface

Figure 17 shows channel orientation of the optical connector when a male MPO 12 connector as in the IEC 61754-7-1 is used in a NGSFP and NGSFP-DD module, which allow width extend at front side of module cage to match MPO connector. The view is from the front of a typical NGSFP and NGSFP-DD module, but actual module design of the heat sink or height of the optical connector may be different than shown.



Channels (x: unused position) Tx1 Tx2 Tx3 Tx4 x x x x Rx4 Rx3 Rx2 Rx1
Figure 17 Optical receptacle and channel orientation for MPO connector

3.16.3 Direct Attach Copper Cable and interface

Figure 18 shows channel orientation of the DAC Cable used in a NGSFP and NGSFP-DD module. The view is from the front of a typical NGSFP and NGSFP-DD module,



Figure 18 Direct attach copper cable and interface

4 NGSFP Electrical Interface

4.1 NGSFP Module Electrical Connector

The NGSFP connector is a 0.8 mm pitch 22 contacts improved connector compatible to SFP+ 20 contacts connector.

Host PCB contact assignment is shown in Figure 20 and contact definitions are given in Table 1. NGSFP module contacts mate with the host in the order of ground, power, followed by signal as illustrated by Figure 19 and the contact sequence order listed in Table 1.




Figure 19 NGSFP host PCB pad assignment top view




Figure 20 NGSFP module contact assignment

Table 1 NGSFP Module and Host Electrical contact definition

Contacts	Logic ¹	Symbol	Power Sequence Order	Name/Description	Note
case		case	See 2	Module case	
1	CML-I	TD2-	3rd	Transmitter Inverted Data Input Lane 2	
2	CML-I	TD2+	3rd	Transmitter Non-Inverted Data Input Lane 2	
3		Gnd	1st	Module Ground	5
4	LVTTL-I/O	SDA	3rd	2-wire Serial Interface Data Line	3
5	LVTTL-I/O	SCL	3rd	2-wire Serial Interface Clock	3
6	Multilevel -I/O	LPWn/PRSn	3rd	Low Power Mode/ Module Present (Mod_Abs)	

7		Gnd	1st	Module Ground	5
8	CML-O	RD2+	3rd	Receiver Non-Inverted Data Output Lane 2	
9	CML-O	RD2-	3rd	Receiver Inverted Data Output Lane 2	
10		Gnd	1st	Module Ground	5
11		Gnd	1st	Module Ground	5
12	CML-O	RD1-	3rd	Receiver Inverted Data Output Lane 1	4
13	CML-O	RD1+	3rd	Receiver Non-Inverted Data Output Lane 1	4
14		Gnd	1st	Module Ground	5
15		Vcc	2nd	Module 3.3 V Supply	
16		Vcc	2nd	Module 3.3 V Supply	
17		Gnd	1st	Module Ground	5
18	CML-I	TD1+	3rd	Transmitter Non-Inverted Data Input Lane 1	4
19	CML-I	TD1-	3rd	Transmitter Inverted Data Input Lane 1	4
20		Gnd	1st	Module Ground	5
21	Multilevel-I/O	INT/RSTn	3rd	Dual Function Module Interrupt and Reset Pin	
22		Gnd	1st	Module Ground	5

1. Labeling as inputs (I) and outputs (O) are from the perspective of the module.
2. The case makes electrical contact to the cage before any of the board edge contacts are made.
3. See 4.4 the 2-wire specifications.
4. Backward compatible with SFF-8431 SFI interface.
5. The module ground contacts Gnd recommended to be isolated from the module case by offering flexibility in the host EMI control strategy.

4.2 NGSFP High-Speed Signals

The high-speed signals include two transmit and two receive differential pairs identified as TD[2:1]p / TD[2:1]n and RD[2:1]p / RD[2:1]n.

For signaling at 10 Gb/s NRZ, the high-speed signals are compatible with the SFI signals defined in SFF-8431.

The NGSFP has single or dual ports on the media side of the module and supports up to 50 Gb/s per lane on the host side of the module. The module may include a multiplexing / demultiplexing function to map two electrical lanes to or from a single optical or electrical lane.

The NGSFP module is a multi-standard module with each of the electrical lanes supporting data rates from 9.95-53.1 Gb/s. The NGSFP module supporting following standards;

- SFI electrical specifications as defined by SFF-8431 for 10.3125 GBd NRZ;

- 25.78125 GBd NRZ signaling as defined by IEEE 802.3-2015 (clause 83E, 91, 92, 108, 109 and Annex 83E);
- 26.5625 GBd PAM4 signaling as defined by IEEE802.3-2015 (clause 120, and Annex 120C and 120E),
- IEEE802.3cd and OIF-CEI-04.0 (CEI-56G-VSR-PAM).

The NGSFP module supports single port (NGSFP mode) or dual ports (2xNGSFP) modes or a single port implementation having 2-lanes AUI with a Mux, summary of NGSFP implementations with example PMDs are listed in Table 2.

Table 2 NGSFP Implementations and Modes

Interface	Lanes Active	Configuration	AUI Baudrate	AUI Modulation	Example PMDs
SFI	1, or 1 and 2	Single or dual ports	9.95-11.1 GBd	NRZ	10GBASE-SR, 10GBASE-LR 10GSFP+ DAC OTU-2
10G CPRI	1, or 1 and 2	Single or dual ports	10.1376 GBd	NRZ	10G-SR/LR CPRI
25GAUI	1, or 1 and 2	Single or dual ports	25.78125 GBd	NRZ	25GBASE-CR、 25GBASE-CR-S 25GBASE-SR, 25GBASE-LR 25GBASE-BR10
25G CPRI	1, or 1 and 2	Single or dual ports	24.33024 GBd	NRZ	25G-SR/LR CPRI
50GAUI-2	1 and 2	Single port with Mux	26.5625 GBd	NRZ	50GBASE-CR 50GBASE-SR, 50GBASE-FR, 50GBASE-LR 50GBASE-BR10
50GAUI	1, or 1 and 2	Single or dual ports	26.5625 GBd	PAM4	50GBASE-CR 50GBASE-SR, 50GBASE-FR, 50GBASE-LR 50GBASE-BR10
100GAUI-2	1 and 2	Single port	26.5625 GBd	PAM4	100GBASE-CR2 100GBASE-SR2

100GAUI-2	1 and 2	Single port with Mux	26.5625 GBd	PAM4	100GBASE-DR1 100GBASE-FR1
-----------	---------	----------------------	-------------	------	------------------------------

The lane assignments in Table 3 shall be used for the different PMD configurations.

Table 3 NGSFP High-speed signal lane mapping

PMD Configuration	Transmit and Receive Electrical Lanes	
	1	2
1x100G (PAM4)	Port 1	
2x50G (PAM4), 2x25G(NRZ), 2x10G(NRZ)	Port 1 (SFF-8431)	Port 2

4.3 NGSFP Low-Speed Signals

The NGSFP module has 4 low-speed signals consisting of SCL, SDA, LPWn/PRSn, and INT/RSTn. These signals are used for configuration and control of the module by the host. SCL and SDA are bidirectional signals with logic levels based on 3.3V LVCMOS. LPWn/PRSn and INT/RSTn have additional circuitry on the host and NGSFP modules to enable multi-level bidirectional signaling. NGSFP modules operating with power class I may omit LPWn circuitry in the module by tying PRSn contact to Gnd (Cautions: by removing the LPWn circuitry in the module it will eliminate TX_Disable function which exist in SFP+/SFP28).

4.3.1 SCL and SDA

SCL and SDA are a 2-wire I²C compliant serial interface between the host and module using the 2-wire protocol. SCL is defined as the serial interface clock signal and SDA as the serial interface data signal. Both signals are open-drain and require pull-up resistors to +3.3V on the host. The pull-up resistor value can be 2.2k ohms to 4.7k ohms. For 2-wire interface protocol and electrical specifications, see 4.4.

4.3.2 LPWn/PRSn

LPWn/ PRSn is a dual function bi-directional signal that allows the host to signal *Low Power* mode to enable NGSFP power class I and the module to indicate to the host the Module Present signal. NGSFP host accepts legacy SFP+ module with PRSn¹ pulled to Gnd in the module. LPWn is a required function to enable NGSFP high power class II-IV NGSFP modules.

The circuit shown in Figure 22 enables multi-level signaling to provide direct signal control in both directions. Low Power mode is an active-low signal on the host which gets converted to an active-

¹ PRSn pin is identical to Mod_Abs pins as defined by SFF-8431, where SFP+/SFP28/SFP56 Mod_ABS contact is connected to VeeT or VeeR in the module.

low signal on the module. Module Present is controlled by a pull-down resistor on the module which gets converted to an active-low logic signal on the host.

The LPWn/PRSn signal operates in 3 voltage zones to indicate the state of Low Power mode for the module and Module Present for the host. Figure 9 shows these 3 zones. The host uses a voltage reference at 2.5 volts to determine the state of the H_PRSn signal and the module uses a voltage reference at 1.25V to determine the state of the M_LPWn signal.




Figure 21 NGSFP LPWn/PRSn voltage zones

- **Zone 1 – Low Power mode** – Zone 1 is the low power state and module is present (M_LPWn=Low, H_PRSn=Low). The min/max voltages for Zone 1 are defined by parameters V_LPWn/PRSn_1 in Table 4.
- **Zone 2 – High Power mode** – Zone 2 is the high-power state and module is present (M_LPWn=High, H_PRSn=Low). The min/max voltages for Zone 2 are defined by parameters V_LPWn/PRSn_2 in Table 4.
- **Zone 3 – Module Not Present** – Zone 3 is the state for when the module is not present (H_PRSn=High). The min/max voltages for Zone 3 are defined by parameters V_LPWn/PRSn_3 in Table 4.

Module Removal – If the module is being unplugged and LPWn/PRSn loses contact, the pulldown resistor on the module will assert Low Power mode on the module (M_LPWn=Low). The module is required to transition to low power (Power Class 1) and disable transmitters within the time specified by T_hplp in Table 4. This maximum transition time is to ensure the module is in Low Power mode before the power contacts lose connection to avoid potential damage from arcing.

The LPWn/PRSn signal is driven High or Open by the host for Low Power mode control. If logic is used to generate the High level, then 3.3V LVCMOS is preferred.




Figure 22 NGSFP LPWn/PRSn circuit

Table 4 NGSFP LPWn/PRSn circuit parameters

Parameter	Nominal	Min	Max	Units	Note
Host VCC	3.300	3.135	3.465	Volts	VCC voltage on the Host
H_Vref_PRSn	2.500	2.475	2.525	Volts	Precision voltage reference for H_PRSn
M_Vref_LPWn	1.250	1.238	1.263	Volts	Precision voltage reference for M_LPWn
R11	25k	24.5k	25.5k	Ohms	Recommend 24.9k ohms 1% resistor
R12	15k	14.7k	15.3k	Ohms	Recommend 15k ohms 1% resistor
R13	10k	9.8k	10.2k	Ohms	Recommend 10k ohms 1% resistor
V_LPWn/PRSn_1	0.950	0.000	1.100	Volts	LPWn/PRSn voltage for Module installed, H_LPWn=Low
V_LPWn/PRSn_2	1.700	1.400	2.250	Volts	LPWn/PRSn voltage for Module installed, H_LPWn=High
V_LPWn/PRSn_3	3.300	2.750	3.465	Volts	LPWn/PRSn voltage for No Module
T_hplp			200	μs	High power mode to Low power mode transition time from assertion of LPWn or RSTn.

4.3.3 INT/RSTn

INT/RSTn is a dual function signal that allows the module to raise an interrupt to the host and also allows the host to reset the module. The circuit shown in Figure 24 enables multi-level signaling to provide direct signal control in both directions. Reset is an active-low signal on the host which is translated to an active-low signal on the module. Interrupt is an active-high signal on the module which gets translated to an active-low signal on the host.

The INT/RSTn signal operates in 3 voltage zones to indicate the state of Reset for the module and Interrupt for the host. Figure 23 shows these 3 zones. The host uses a voltage reference at 2.5 volts to determine the state of the H_INTn signal and the module uses a voltage reference at 1.25V to determine the state of the M_RSTn signal.




Figure 23 NGSFP INT/RSTn voltage zones

- Zone 1 – Reset operation – Zone 1 is the state when the module is in reset and interrupt de-asserted (M_RSTn=Low, H_INTn=High). The min/max voltages for Zone 1 are defined by parameters V_INT/RSTn_1 and V_INT/RSTn_2 in Table 5.
- Zone 2 – Normal operation – Zone 2 is the normal operating state with reset de-asserted (M_RSTn=High) and interrupt de-asserted (H_INTn=High). The min/max voltages for Zone 2 are defined by parameter V_INT/RSTn_3 in Table 5.
- Zone 3 – Interrupt operation – Zone 3 is the state for the module to assert interrupt and the module must also be out of reset (M_RSTn=High, H_INTn=Low). The min/max voltages for Zone 3 are defined by parameter V_INT/RSTn_4 in Table 5.




Figure 24 NGSFP INT/RSTn circuit

Table 5 NGSFP INT/RSTn circuit parameters

Parameter	Nominal	Min	Max	Units	Note
Host VCC	3.300	3.135	3.465	Volts	VCC voltage on the Host
H_Vref_INTn	2.500	2.475	2.525	Volts	Precision voltage reference for H_INTn
M_Vref_RSTn	1.250	1.238	1.263	Volts	Precision voltage reference for M_RSTn
R1	68k	66k	70k	Ohms	Recommend 68.1k ohms 1% resistor
R2	5k	4.9k	5.1k	Ohms	Recommend 4.99k ohms 1% resistor

R3	8k	7.8k	8.2k	Ohms	Recommend 8.06k ohms 1% resistor
V_INT/RSTn_1	0.000	0.000	1.000	Volts	INT/RSTn voltage for No Module
V_INT/RSTn_2	0.000	0.000	1.000	Volts	INT/RSTn voltage for Module installed, H_RSTn=Low
V_INT/RSTn_3	1.900	1.500	2.250	Volts	INT/RSTn voltage for Module installed, H_RSTn=High, M_INT=Low
V_INT/RSTn_4	3.000	2.750	3.465	Volts	INT/RSTn voltage for Module installed, H_RSTn=High, M_INT=High

4.4 The 2-wire Interface Protocol and Electrical Specifications

NGSFP 2-wire interface is based on Low Voltage TTL (LVTTTL) operating with a module supply of 3.3 V +/-5% and with a host supply range of 2.38 to 3.46 V.

The 2-wire interface protocol and electrical specifications are defined in SFF-8431 and compatible with I²C bus specifications.

4.5 Timing Requirement of Control and Status IO Low-Speed Electrical Specifications

The timing requirements of control and status I/O are defined in.

Table 6 Timing Parameters for NGSFP Management

Parameter	Symbol	Min	Max	Units	Conditions
Time to initialize 2-wire interface	t_2w_start_up		300	ms	From power on or hot plug after the supply voltage meet requirements in Table 4-9
Time to initialize	t_start_up		300	ms	From the time power supplies meeting conditions in Table 4-9 or hot plug, until noncooled power level I part (or non-cooled power level II part already enabled at power level II) is fully operational.
Time to initialize cooled module and time to power up a cooled module to Power Level II-IV	t_start_up_cooled		90	s	From power supplies meeting conditions in Table 4-9 or hot plug, until cooled power level I part (or cooled power level II part during fault recovery) is fully operational. Also, from stop bit low-to-high SDA transition enabling Power Level II until cooled module is fully operational
Time to Power Up to Level II-IV	t_power_level2		300	ms	From stop bit low-to-high SDA transition enabling power level II until non-cooled module is fully operational
Time to Power Down from Level II-IV	t_power_down		300	ms	From stop bit low-to-high SDA transition disabling power level II until module is within power level I requirements

4.6 NGSFP Power Requirements

The module host has two 3.3 V power contacts Vcc that are tight together. The maximum current capacity, both continuous and peak, for each connector contact is 1000 mA.

NGSFP module maximum power consumption shall meet one of the following power classes:

- Power Level I modules – Up to 1.0 W
- Power Level II modules – Up to 1.5 W
- Power Level III Modules – Up to 2.5 W
- Power Level IV Modules – Up to 3.5 W
- Power Level V Modules – Up to 4.5 W

When the module powers up, on insertion, or bring up of Vcc, or de-assertion of RSTn, if the LPWn is asserted (held LOW) the module transitions to low power mode allowing the host to configure the module over I2C. When the module powers up, on insertion, or bring up of Vcc, or de-assertion of RSTn, if the LPWn is de-asserted (held HIGH) the module transitions to normal operating mode. This allows the module to power up to normal operating mode without host intervention. In addition, the module can be configured into Low Power or High Power modes by setting *ForceLowPwr* Bit (CMIS Byte=26, bit=4) to states listed in Table 7 during module set-up by the vendor. However, other applications may have different default values. For example, if the customer wants high power modules that just power up to the normal operating state without host intervention, then the *ForceLowPwr* bit is configured to 0 during module set-up by the vendor.

Table 7 NGSFP Module power up default mode

Module Power Type	<i>ForceLowPwr</i> Bit (power up default)
Low Power Module (Power ≤ 1.5 W)	0
High Power Module (Power > 1.5 W)	1

If the module powers up to Low Power state because the *ForceLowPwr* bit power on default is 1, to get the module into an operating state, the host simply writes a 0 into the *ForceLowPwr* bit location, see Table 8 for logical interaction of module LPWn HW pin with *ForceLowPwr* Bit.

Table 8 Module LPWn HW pin interaction with *ForceLowPwr* bit

Module State	<i>ForceLowPwr</i> Bit = 0	<i>ForceLowPwr</i> Bit = 1
LPWn HW IO pin=0 (asserted)	Low Power (TX Off)	Low Power (TX Off)
LPWn HW IO pin=1 (deasserted)	Operating (TX on)	Low Power (TX Off)

The maximum power level is allowed to exceed the classified power level for 500 ms following hot insertion or power up, or Power Level II-V authorization, however the current is limited to values given by Table 9 and illustrated in Figure 25.

4.6.1 Module Power Supply Requirements

NGSFP module operates from two host supplied Vcc contacts. To protect the host and system operation, each NGSFP module during hot plug and normal operation shall follow the

requirements listed in Table 9 and illustrated by in Figure 25. The requirements for current apply to the current through each inductor of [SFF-8431 Figure 56](#) while the power supply voltages are defined at the NGSFP connector.

4.6.2 Host Power Supply Noise Output

The host shall generate an effective weighted integrated spectrum RMS noise less than 25 mV in the frequency range 10 Hz to 10 MHz, according to the methods of [SFF-8431 D.17.1](#).

4.6.3 Module Power Supply Noise Output

The module shall generate less than 15 mV RMS noise at point X of [SFF-8431 Figure 56](#) in the frequency range 10Hz to 10MHz, according to the methods of [SFF-8431 D.17.2](#).

4.6.4 Power Supply Noise Tolerance

SFP+ modules shall meet all electrical requirements and remain fully operational in the presence of a sinusoidal tolerance signal of amplitude given by Table 4-9 swept from 10 Hz to 10 MHz according to the methods of [SFF-8431 D.17.3](#). This emulates the worst-case noise of the host.

It is also desirable for a module and host to each tolerate a degree of random or semi-random noise on Vcc simultaneously, but the characteristics of this noise are beyond the scope of this document.

Table 9 NGSFP Module Power Supply Requirements

Parameter	Symbol	Conditions	Min	Max	Unit
NGSFP Module Power Level I					
Power supply noise tolerance including ripple [peak-to-peak]		See SFF-8431 D.17.3		66	mV
Power supply voltages including ripple, droop and noise below 100 kHz	Vcc	Note 1	3.14	3.46	V
Instantaneous peak current at hot plug		Note 2, 3, 4		400	mA
Sustained peak current at hot plug		Note 2, 3, 5		330	mA
Module maximum power consumption		See SFF-8431 D.17.3		1.0	W
NGSFP Module Power Level II-V					
Power supply noise tolerance including ripple [peak-to-peak]		See SFF-8431 D.17.3		66	mV
Power supply voltages including ripple, droop and noise below 100 kHz	Vcc	Note 1	3.14	3.46	V
Instantaneous peak current at hot plug		Note 2, 3, 4		400	mA
Sustained peak current at hot plug		Note 2, 3, 5		330	mA
Module maximum power consumption at power up		Note 4		1.0	W
Instantaneous peak current on enabling Power Level II		Note 2, 3, 5		600	mA
Instantaneous peak current on enabling Power Level III				1000	
Instantaneous peak current on enabling Power Level IV				1400	
Instantaneous peak current on enabling Power Level V				1800	

Module sustained peak current on enabling Power Level II		Note 2, 3, 5		500	mA
Module sustained peak current on enabling Power Level III				830	
Module sustained peak current on enabling Power Level IV				1160	
Module sustained peak current on enabling Power Level V				1500	
Module maximum power consumption Power Level II				1.5 2.5	W
Module maximum power consumption Power Level III				3.5 4.5	
Module maximum power consumption Power Level IV					
Module maximum power consumption Power Level V					
1. Set point is measured at the input to the connector on the host board reference to Gnd. Droop is any temporary drop in voltage of the power supply such as that caused by plugging in another module or when enabling another module to Power Level II-V.					
2. The requirements for current apply to the current through each inductor of SFF-8431 Figure 56 .					
3. The maximum currents for each Vcc power supply contact, therefore the total module peak currents can be twice this value. The instantaneous peak current is allowed to exceed the specified maximum current capacity of the connector contact for a short period, see Figure 13.					
4. Maximum module power consumption shall not exceed 1.0 W from 500 ms after power-up and until level II-IV operation are enabled.					
5. Not to exceed the sustained peak limit for more than 50 μs; may exceed this limit for shorter durations.					




Figure 25 Instantaneous and sustained peak current for Vcc

4.7 ESD

The NGSFP module and host high speed contacts shall withstand 1000 V electrostatic discharge based on Human Body Model per JEDEC JESD22-A114-B.

The NGSFP module and all host contacts with exception of the high-speed contacts shall withstand 2 kV electrostatic discharge based on Human Body Model per JEDEC JESD22-A114-B.


The NGSFP module shall meet ESD requirements given in EN61000-4-2, criterion B test specification such that units are subjected to 15 kV air discharges during operation and 8 kV direct contact discharges to the case.

4.8 NGSFP Host Application Reference

An example NGSFP host application reference circuit where a NGSFP module is plugged into the host shown in Figure 26. The logical host controls signals² are designated as H_RSTn, H_INT, H_LPWn, and H_PRSn and the logical module control signal are designated as M_RSTn, M_INT, M_LPWn. Example implementation also provide suggested host board power supply filters for a 3.3V supply. If an alternate circuit is used for power supply filtering, then the same filter characteristics as this example filter is required. The 2-wire SCL/SDA pull resistors of 3.3 kΩ shown on the reference diagram is designed to support 400 kHz bus speed with 100 pf load capacitance, for other bus configurations see [SFF-8431 Chapter 4](#).

AC Caps on TD2+/- and RD2+/- lines of a NGSFP module potentially could be removed if the NGSFP module can be plugged into legacy SFP+ host without the module getting damaged.

² The host H_ and module M_ designations are informative.




* Host AC Caps allow SFP+ backwards compatibility. If SFP+ modules will never be plugged in, the host AC Caps can be omitted.

Figure 26 NGSFP Host Application Reference with NGSFP Module

An example NGSFP host application reference circuit where an SFP+ module is plugged into the host shown in Figure 27. The NGSFP host must provide appropriate protection to prevent damage to the transmitter outputs TD2+/- connected respectively to the module TX_Fault and Gnd. It is recommended that NGSFP host only turns on the TD2+/TD2- after the module has been identified as a NGSFP. SFP+ module RX_LOS and RS1 contacts respectively are connected to the NGSFP host RD2+/RD2- inputs. AC coupling RD2+/RD2- inputs are required to prevent damage to the high speed SerDes inputs from LVTTTL levels of RX_LOS and RS1. The value of AC coupling capacitor depends on the application with capacitor size large enough to limit the impact of the baseline wander. The location of AC coupling capacitors on TD2+/- and RD2+/- signal lines could be at any of the following locations; mounted on the host PCB, integrated into the host ASIC package, or integrated into the host ASIC die.

The 2-wire SCL/SDA pull resistors of 3.3 kΩ shown on the reference diagram is designed to support a 400 kHz bus speed with 100 pf load capacitance, for other bus configuration see [SFF8431 Chapter 4](#).



* A di-plexer that doesn't degrade SI can replace the AC Caps to tap LVTTTL signals.

Figure 27 NGSFP Host Application Reference with SFP+ Module

5 NGSFP-DD Electrical Interface

5.1 NGSFP-DD Module Electrical Connector

The NGSFP-DD module edge connector consists of a single paddle card with 22 pads on the top and 21 pads on the bottom of the paddle card for a total of 43 pads. The pads positions are defined to allow insertion of either an NGSFP-DD module or an SFP+/SFP28/SFP56/DSFP/NGSFP into the NGSFP-DD receptacle. The legacy/channel 1/2 signal locations are deeper on the paddle card, so that legacy/channel 1/2 SFP+/SFP28/SFP56/DSFP/NGSFP module pads only connect to the longer row of connector pins, leaving the short row of connector pins open circuited in a SFP+/SFP28/SFP56/DSFP/NGSFP application.

The pads are designed for a sequenced mating:

- First mate – ground pads
- Second mate – power pads
- Third mate – signal pads

Because the NGSFP-DD module has 2 rows of pads, the additional NGSFP -DD pads will have an intermittent connection with the legacy NGSFP pins in the connector during the module insertion and removal. The 'legacy' NGSFP pads have a 'B' label shown in Table 10 to designate them as the second row of module pads to contact the NGSFP connector only. The additional

NGSFP-DD pads have an 'A' label in Table 10 to designate them as the first row of module pads to contact the NGSFP-DD connector. The additional NGSFP-DD pads have first, second and third mate to the connector pins for both insertion and removal. Each of the first, second and third mate connections of the legacy NGSFP pads and the respective additional NGSFP-DD pads are simultaneous.

Figure 28 shows the signal symbols and pad numbering for the NGSFP-DD module edge connector. The diagram shows the module PCB edge as a top and bottom view. There are 43 pads intended for high speed signals, low speed signals, power and ground connections.

Table 10 provides more information about each of the 43 pads. Figure 28 and Figure 29 show pad dimensions.




Figure 28 NGSFP-DD module contact assignment




Figure 29 NGSFP-DD Host PCB pad assignment top view

Table 10 NGSFP-DD Module and Host Electrical contact definition

Contacts	Logic ¹	Symbol	Power Sequence Order	Name/Description	Note
case		case	See 2	Module case	
1	CML-I	TD2-	B:3rd	Transmitter Inverted Data Input Lane 2	
2	CML-I	TD2+	B:3rd	Transmitter Non-Inverted Data Input Lane 2	
3		Gnd	B:1st	Module Ground	5
4	LVTTL-I/O	SDA	B:3rd	2-wire Serial Interface Data Line	3
5	LVTTL-I/O	SCL	B:3rd	2-wire Serial Interface Clock	3
6	Multilevel-I/O	LPWn/PRSn	B:3rd	Low Power Mode/ Module Present (Mod_Abs)	
7		Gnd	B:1st	Module Ground	5
8	CML-O	RD2+	B:3rd	Receiver Non-Inverted Data Output Lane 2	
9	CML-O	RD2-	B:3rd	Receiver Inverted Data Output Lane 2	
10		Gnd	B:1st	Module Ground	5
11		Gnd	B:1st	Module Ground	5
12	CML-O	RD1-	B:3rd	Receiver Inverted Data Output Lane 1	4
13	CML-O	RD1+	B:3rd	Receiver Non-Inverted Data Output Lane 1	4

14		Gnd	B:1st	Module Ground	5
15		Vcc	B:2nd	Module 3.3 V Supply	
16		Vcc	B:2nd	Module 3.3 V Supply	
17		Gnd	B:1st	Module Ground	5
18	CML-I	TD1+	B:3rd	Transmitter Non-Inverted Data Input Lane 1	4
19	CML-I	TD1-	B:3rd	Transmitter Inverted Data Input Lane 1	4
20		Gnd	B:1st	Module Ground	5
21	Multilevel-I/O	INT/RSTn	B:3rd	Dual Function Module Interrupt and Reset Pin	
22		Gnd	B:1st	Module Ground	5
23		Gnd	A:1st	Module Ground	5
24	CML-I	TD4-	A:3rd	Transmitter Inverted Data Input Lane 4	4
25	CML-I	TD4+	A:3rd	Transmitter Non-Inverted Data Input Lane 4	4
26		Gnd	A:1st	Module Ground	5
27		VS1	A:2nd	Module Vendor Specific 1	
28		VS2	A:2nd	Module Vendor Specific 2	
29		VS3	A:2nd	Module Vendor Specific 3	
30		Gnd	A:1st	Module Ground	5
31	CML-O	RD4+	A:3rd	Receiver Non-Inverted Data Output Lane 4	4
32	CML-O	RD4-	A:3rd	Receiver Inverted Data Output Lane 4	4
33		Gnd	A:1st	Module Ground	5
34		Gnd	A:1st	Module Ground	5
35	CML-O	RD3-	A:3rd	Receiver Inverted Data Output Lane 3	4
36	CML-O	RD3+	A:3rd	Receiver Non-Inverted Data Output Lane 3	4
37		Gnd	A:1st	Module Ground	5
38		Vcc	B:2nd	Module 3.3 V Supply	
39		Vcc	B:2nd	Module 3.3 V Supply	
40		Gnd	A:1st	Module Ground	
41	CML-I	TD3+	A:3rd	Transmitter Non-Inverted Data Input Lane 3	4
42	CML-I	TD3-	A:3rd	Transmitter Inverted Data Input Lane 3	

43		Gnd	A:1st	Module Ground	
<ol style="list-style-type: none"> 1. Labeling as inputs (I) and outputs (O) are from the perspective of the module. 2. The case makes electrical contact to the cage before any of the board edge contacts are made. 3. See 4.4 the 2-wire specifications. 4. Backward compatible with SFF-8431 SFI interface. 5. The module ground contacts Gnd recommended to be isolated from the module case by offering flexibility in the host EMI control strategy. 					

5.2 NGSFP-DD High-Speed Signals

The high-speed signals include additional two transmit and two receive differential pairs identified as TD[4:3]p / TD[4:3]n and RD[4:3]p / RD[4:3]n.

The NGSFP-DD has additional dual ports comparing to NGSFP on the media side of the module and supports up to 50 Gb/s per lane on the host side of the module, which achieve at most Quad ports. The module may include a multiplexing / de-multiplexing function to map two or four electrical lanes to or from a single optical or electrical lane.

The NGSFP-DD module is a multi-standard module with each of the electrical lanes supporting data rates from 9.95-53.1 Gb/s, which is same electrical specification as in Section 4.3

The NGSFP-DD module supports single port (NGSFP-DD) mode, dual ports (2x NGSFP-DD) modes, Quad port (4x NGSFP-DD) or a single port implementation having 2-lanes or 4-lanes AUI with a Mux, summary of NGSFP-DD implementations with example PMDs are listed in Table 11.

Table 11 NGSFP-DD Implementations and Modes

Interface	Lanes Active	Configuration	AUI Baudrate	AUI Modulation	Example PMDs
SFI	1, or 1 and 2, or 1,2,3 and 4	Single or Dual ports or Quad ports	9.95-11.1 GBd	NRZ	10GBASE-SR, 10GBASE-LR 10GSFP+ DAC OTU-2
10G CPRI	1, or 1 and 2, or 1,2,3 and 4	Single or Dual ports or Quad ports	10.1376 GBd	NRZ	10G-SR/LR CPRI
25GAUI	1, or 1 and 2, or 1,2,3 and 4	Single or Dual ports or Quad ports	25.78125 GBd	NRZ	25GBASE-CR、 25GBASE-CR-S 25GBASE-SR, 25GBASE-LR 25GBASE-BR10
25G CPRI	1, or 1 and 2, or 1,2,3 and 4	Single or Dual ports or Quad ports	24.33024 GBd	NRZ	25G-SR/LR CPRI

50GAUI-2	1 and 2, 3 and 4	Single or Dual port with 2:1 Mux	26.5625 GBd	NRZ	50GBASE-CR 50GBASE-SR, 50GBASE-FR, 50GBASE-LR 50GBASE-BR10
50GAUI	1, or 1 and 2, or 1,2,3 and 4	Single or Dual ports or Quad ports	26.5625 GBd	PAM4	50GBASE-CR 50GBASE-SR, 50GBASE-FR, 50GBASE-LR 50GBASE-BR10
CAUI-4	1,2,3 and 4	Single port with 4:1 Mux	25.78125 GBd	NRZ	100GBASE-SR4 100GBASE-LR4
100GAUI-4	1,2,3 and 4	Single port with 4:1 Mux	26.5625 GBd	NRZ	100GBASE-DR1 100GBASE-FR1
100GAUI-2	1 and 2, 3 and 4	Single port or Dual port	26.5625 GBd	PAM4	100GBASE-CR2 100GBASE-SR2
100GAUI-2	1 and 2, 3 and 4	Single port or Dual port with 2:1 Mux	26.5625 GBd	PAM4	100GBASE-DR1 100GBASE-FR1
200GAUI-2	1,2,3 and 4	Single port	26.5625 GBd	PAM4	200GBASE-SR4 200GBASE-DR4 200GBASE-FR4 200GBASE-LR4

The lane assignments in Table 12 shall be used for the different PMD configurations.

Table 12 NGSFP-DD High-speed signal lane mapping

PMD Configuration	Transmit and Receive Electrical Lanes			
	1	2	3	4
1x200G (PAM4)	Port 1			
2x100G (PAM4) , 1x100G (PAM4)	Port 1		Port 2	
4x50G (PAM4), 4x25G(NRZ), 4x10G(NRZ)	Port 1 (SFF-8431)	Port 2	Port 3	Port 4

5.3 NGSFP-DD Low-Speed Signals

The NGSFP-DD module has not additional low speed signal beyond NGSFP module.

The NGSFP-DD module has 4 low-speed signals consisting of SCL, SDA, LPWn/PRSn, and INT/RSTn. These signals are used for configuration and control of the module by the host. SCL and SDA are bidirectional signals with logic levels based on 3.3V LVCMOS. LPWn/PRSn and INT/RSTn have additional circuitry on the host and NGSFP-DD modules to enable multi-level bidirectional signaling. NGSFP-DD modules operating with power class I may omit LPWn circuitry in the module by tying PRSn contact to Gnd (Cautions: by removing the LPWn circuitry in the module it will eliminate TX_Disable function which exist in SFP+/SFP28).

LPWn/ PRSn is a dual function bi-directional signal that allows the host to signal *Low Power* mode to enable NGSFP-DD power class I and the module to indicate to the host the Module Present signal. NGSFP-DD host accepts legacy SFP+ module with PRS pulled to Gnd in the module. LPWn is a required function to enable NGSFP-DD high power class II-V NGSFP modules.

5.4 NGSFP-DD Power Requirements

The module host has four 3.3 V power contacts Vcc that are tight together. The maximum current capacity, both continuous and peak, for each connector contact is 1000 mA.

The module host has three module vendor specified power contacts Vss that are tight together. The maximum current capacity, both continuous and peak, for each connector contact is 1000 mA.

NGSFP module maximum power consumption shall meet one of the following power classes:

- Power Level I modules – Up to 1.0 W
- Power Level II modules – Up to 1.5 W
- Power Level III Modules – Up to 2.5 W
- Power Level IV Modules – Up to 3.5 W
- Power Level V Modules – Up to 4.5 W
- Power Level VI Modules – Reserved

Refer to Section 4.6.

5.5 ESD

The NGSFP-DD module and host high speed contacts shall withstand 1000V electrostatic discharge based on Human Body Model per JEDEC JESD22-A114-B.


5.6 NGSFP-DD Host Application Reference

An example NGSFP-DD host application reference circuit where a NGSFP-DD module is plugged into the host shown in Figure 30. The logical host controls signals³ are designated as H_RSTn, H_INT, H_LPWn, and H_PRSn and the logical module control signal are designated as M_RSTn, M_INT, M_LPWn. Example implementation also provide suggested host board power supply filters for a 3.3V supply. If an alternate circuit is used for power supply filtering, then the same

³ The host H_ and module M_ designations are informative.

filter characteristics as this example filter is required. The 2-wire SCL/SDA pull resistors of 3.3 k Ω shown on the reference diagram is designed to support 400 kHz bus speed with 100 pF load capacitance, for other bus configurations see [SFF-8431 Chapter 4](#).

AC Caps on TD2+/- and RD2+/- lines of a NGSFP module potentially could be removed if the NGSFP module can be plugged into legacy SFP+ host without the module getting damaged.



* Host AC Caps allow SFP+ backwards compatibility. If SFP+ modules will never be plugged in, the host AC Caps can be omitted.

Figure 30 NGSFP-DD Host Application Reference with NGSFP-DD Module

6 NGSFP Module and Cage Mechanical Specifications

6.1 Overview

An example NGSFP module plugged into a press fit cage is shown Figure 31. A press fit 1x1 NGSFP cage is shown in Figure 32.




Figure 31 NGSFP Module and Cage




Figure 32 NGSFP Press fit Cage

6.2 Datum, Dimension and Component Alignment

In the module mechanical drawings included throughout this specification, the datum as defined in Table 13 shall apply. Dimensions and tolerances conform to ASME Y14.5-2009. All dimensions are in millimeters unless otherwise noted.

Table 13 NGSFP Datum descriptions

Designator	Description	Figure
A	Width of paddle card	Figure 35
B	Paddle card surface	Figure 35
C	End of signal contacts	Figure 35
E	Paddle card slot width	Figure 36
F	Bottom of connector body	Figure 36

G	Primary locating peg	Figure 36
H	Connector positioning pin hole	Figure 37
J	Connector positioning pin hole	Figure 37
K	Cage press fit pin hole	Figure 38
L	Cage press fit pin hole	Figure 38
M	Front of cage	Figure 33
N	Seating surface of cage	Figure 33
P	Inside width of cage	Figure 33
X	Front of foot print	Figure 38
Y	Side of foot print	Figure 38

6.3 NGSFP Cage Mechanical Specification

The mechanical outline of a press-fit style 1x1 cage is shown in Figure 33. Details of latch and riding heat sink are shown in Figure 34.




Figure 33 NGSFP Press-Fit Style 1x1 Cage





Figure 34 NGSFP Cage Latch and Riding Heatsink Details

6.4 Module Mechanical and Edge Card Dimensions

The mechanical outline of the NGSFP module compatible with SFP+/SFP28/SFP56 SFF-8432 and shall support both SMT cages as well as stacked cages as shown in Figure 35. NGSFP module latch mechanism is compatible with legacy INF-8074i.



6.5 NGSFP SMT Connector

The NGSFP connector is a 22-contact right angle connector shown in Figure 36. The NGSFP connector can accept and is compatible with INF-8074i modules based on 20-contacts edge card.




Figure 36 NGSFP SMT Connector

6.6 NGSFP SMT Connector and Cage Host PCB Layout

Recommended host PCB board layout for attaching NGSFP SMT connector and 1x1 cage are shown respectively in Figure 37 and Figure 38. To achieve 25-56 GBd operations pad dimensions and tolerance for signal contacts should be adhered. The recommended host PCB differential traces and contacts impedance is 90-100Ω to minimize any discontinuities.



6.7 Insertion, Extraction, and Retention Forces for NGSFP Module

NGSFP module and cage system insertion, extraction, and retentions forces are given in Table 14. NGSFP connector and cage retention system are designed to withstand excessive force applied through the module or cable. The general requirement as applied to the values in the table is that no functional damage shall occur to the module, connector or cage.

Table 14 Insertion, extraction, and retention forces for an NGSFP module

Measurement	Min	Max	Units	Comments
NGSFP Module Extraction	0	12.5	N	Module extraction force without aid from cage kickout springs and extraction force shall not increase by more than 5N for a module with riding heat sink
NGSFP Module Insertion		18	N	Module insertion force without aid from cage kickout springs and extraction force shall not increase by more than 5N for a module with riding heat sink (40N max for modules with kick-out springs)
NGSFP Module Retention in Cage	90		N	No functional damage to module, connector, or cage
Cage kickout spring force	0	22	N	Optional
Insertion removal cycles connector	100	NA	N	Connector and cage durability
Insertion removal cycles module	50	NA	N	NGSFP module durability.

7 NGSFP-DD Module and Cage Mechanical Specifications

7.1 Overview

An example NGSFP-DD module plugged into a press fit cage is shown Figure 39. A pressfit 1x1 NGSFP-DD cage is shown in Figure 40.




Figure 39 NGSFP-DD Module and Cage




Figure 40 NGSFP-DD Press fit Cage

7.2 Datum, Dimension and Component Alignment

In the module mechanical drawings included throughout this specification, the datum as defined in Table 15 shall apply. Dimensions and tolerances conform to ASME Y14.5-2009. All dimensions are in millimeters unless otherwise noted.

Table 15 NGSFP-DD Datum descriptions

Designator	Description	Figure
A	Width of paddle card	Figure 43
B	Paddle card surface	Figure 43
C	End of signal contacts	Figure 43
D	Width of module	Figure 43
E	Paddle card slot width	Figure 44
F	Bottom of connector body	Figure 44
G	Primary locating peg	Figure 44
H	Connector positioning pin hole	Figure 45
J	Connector positioning pin hole	Figure 45
K	Cage press fit pin hole	Figure 46
L	Cage press fit pin hole	Figure 46
M	Front of cage	Figure 41
N	Seating surface of cage	Figure 41
P	Inside width of cage	Figure 41
X	Front of foot print	Figure 46
Y	Side of foot print	Figure 46

7.3 NGSFP-DD Cage Mechanical Specification

The mechanical outline of a press-fit style 1x1 cage is shown in Figure 41. Details of latch and riding heat sink are shown in Figure 42.




Figure 41 NGSFP-DD Press-Fit Style 1x1 Cage





Figure 42 NGSFP-DD Cage Latch and Riding Heatsink Details

7.4 Module Mechanical and Edge Card Dimensions

The mechanical outline of the NGSFP-DD module shall support both SMT cages as well as stacked cages as shown in Figure 43. NGSFP-DD module latch mechanism is compatible with legacy INF-8074i.

TOP VIEW
OF BOARD



BOTTOM VIEW
OF BOARD






Figure 43 NGSFP-DD Module Card Edge and Mechanical

7.5 NGSFP-DD SMT Connector

The NGSFP-DD connector is a 43-contact right angle connector shown in Figure 44. The NGSFP-DD connector can accept and is compatible with INF-8074i modules based on 20-contacts edge card.





Figure 44 NGSFP-DD SMT Connector

7.6 NGSFP-DD SMT Connector and Cage Host PCB Layout


Recommended host PCB board layout for attaching NGSFP-DD SMT connector and 1x1 cage are shown respectively in Figure 45 and Figure 46. To achieve 25-56 Gb/s operations pad dimensions and tolerance for signal contacts should be adhered. The recommended host PCB differential traces and contacts impedance is 90-100Ω to minimize any discontinuities.



NOTES:

- [H] DATUM H - CONNECTOR POSITIONING PIN HOLE
- [J] DATUM J - CONNECTOR POSITIONING PIN HOLE

Figure 45 NGSFP-DD SMT Connector PCB Layout



NOTES:

- 1. GROUNDS ARE CLEARED UNDER SIGNAL PADS
- 2. DATUMS AND BASIC DIMENSIONS TO BE ESTABLISHED BY CUSTOMER
- [K] DATUM K - CAGE PRESS FIT PIN HOLE
- [L] DATUM L - CAGE PRESS FIT PIN HOLE
- [X] DATUM X - FRONT OF FOOT PRINT
- [Y] DATUM Y - SIDE OF FOOT PRINT

Figure 46 NGSFP-DD 1x1 SMT Connector and Cage Layout

7.7 Insertion, Extraction, and Retention Forces for NGSFP-DD Module

NGSFP-DD module and cage system insertion, extraction, and retention forces are given in Table 16. NGSFP-DD connector and cage retention system are designed to withstand excessive force applied through the module or cable. The general requirement as applied to the values in the table is that no functional damage shall occur to the module, connector or cage.

Table 16 Insertion, extraction, and retention forces for an NGSFP-DD module

Measurement	Min	Max	Units	Comments
NGSFP-DD Module Extraction	0	21	N	Module extraction force without aid from cage kickout springs and extraction force shall not increase by more than 5N for a module with riding heat sink
NGSFP-DD Module Insertion		27	N	Module insertion force without aid from cage kickout springs and extraction force shall not increase by more than 5N for a module with riding heat sink (49N max for modules with kick-out springs)
NGSFP-DD Module Retention in Cage	90		N	No functional damage to module, connector, or cage
Cage kickout spring force	0	22	N	Optional
Insertion removal cycles connector	100	NA	N	Connector and cage durability
Insertion removal cycles module	50	NA	N	NGSFP module durability.